This exam contains 6 pages (including this cover page) and 4 questions. Once we tell you to start, please check that no pages are missing.

Before starting the exam, you can fill out your name and other information of this page, but don’t open the exam until you are directed to start. Don’t put any of your answers on this page.

You may use any textbooks, notes, or printouts you wish during the exam, but you may not use any electronic devices: no calculators, smart phones, laptops, etc.

You may ask clarifying questions of the instructor or TAs, but no communication with other students is allowed during the exam.

Please read all questions carefully before answering them. Remember that we can only grade what you write on the exam, so it’s in your interest to show your work and explain your thinking.

Students often find that the quiz questions vary in difficulty. Your best strategy is usually to skim over all the questions, and then start working on the ones that look easiest. We also suggest that you leave time at the end to attempt every question, since we can’t give you any partial credit if you leave a question blank.

By signing below you certify that you agree to follow the rules of the exam, not to share exam material with other students before their exams, and that the answers on this exam are your own work only.

The exam will end promptly at 4:25pm. Good luck!

Your name (print): ____________________________________________

Your UMN email/X.500: ___________________________________________@umn.edu

Row letter (A–N): ________________________ Seat number (101–130): ________________________

Sign and date: ____________________________________________

<table>
<thead>
<tr>
<th>Question</th>
<th>Points</th>
<th>Score</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>30</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td>20</td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>30</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td>20</td>
<td></td>
</tr>
<tr>
<td>Total:</td>
<td>100</td>
<td></td>
</tr>
</tbody>
</table>

Afternoon
1. (30 points) Y86-64 instruction design.

In this question you’ll design the hardware for a new Y86-64 instruction in the sequential (SEQ) implementation. The new instruction is the register indirect call instruction “rcall *rA”. This is similar to an x86-64 instruction like call *%rax, and would be used by a C compiler to implement calling a function pointer. Like a normal call it saves the address of the following instruction as a return address by pushing it on the stack, but instead of the address of the function to then jump to being fixed, the address comes from the register rA. The instruction is two bytes long, with an opcode byte of 0x81 and a register specifier byte giving rA, and with 0xF in the rB position.

Fill in the following table with what operations need to be performed in each of the stages of the SEQ implementation when the instruction is rcall. You may not need to put operations in every box.

<table>
<thead>
<tr>
<th>Stage</th>
<th>Signals</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fetch</td>
<td>icode, ifun ← M₁[PC]</td>
</tr>
<tr>
<td></td>
<td>rA:rB ← M₁[PC + 1]</td>
</tr>
<tr>
<td></td>
<td>valP ← PC + 2</td>
</tr>
<tr>
<td>Decode</td>
<td>valA ← R[rA]</td>
</tr>
<tr>
<td></td>
<td>valB ← R[%rsp]</td>
</tr>
<tr>
<td>Execute</td>
<td>valE ← valB + -8</td>
</tr>
<tr>
<td>Memory</td>
<td>M₈[valE] ← valP</td>
</tr>
<tr>
<td>Write back</td>
<td>R[%rsp] ← valE</td>
</tr>
<tr>
<td>PC update</td>
<td>PC ← valA</td>
</tr>
</tbody>
</table>

Use the same notation that we did for the existing Y86-64 instructions, with ← for giving a value to a signal, R[...] for the register file, and Mₘ[...] for a memory access of size s. Choose the signals you compute from the following:

<table>
<thead>
<tr>
<th>Stage computed in</th>
<th>Signals</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fetch</td>
<td>icode, ifun, rA, rB, valC, valP</td>
</tr>
<tr>
<td>Decode</td>
<td>srcA, srcB, dstE, dstM, valA, valB</td>
</tr>
<tr>
<td>Execute</td>
<td>valE, Cnd</td>
</tr>
<tr>
<td>Memory</td>
<td>valM</td>
</tr>
<tr>
<td>Anywhere appropriate</td>
<td>R[...], Mₘ[...], PC</td>
</tr>
</tbody>
</table>
2. (20 points) Data dependencies.

The listing below shows a sequence of Y86-64 instructions from a time-critical part of a program. There are five data dependencies between instructions in this sequence, through registers. Fill in the blanks with details about 5 dependencies: give the number of which instruction (higher numbered) depends on which previous instruction (lower numbered) via which Y86-64 register (that they both access). We’ve already filled in one for you.

iaddq $8, %r8 # Instruction 1
mrmovq 8(%rax), %rbx # Instruction 2
addq %rbx, %rbx # Instruction 3
subq %r8, %rbx # Instruction 4
rrmovq %rbx, %rcx # Instruction 5
rmmovq %rcx, 24(%rax) # Instruction 6

1. Instruction # 4 depends on # 3 via register %rbx

2. Instruction # 3 depends on # 2 via register %rbx

3. Instruction # 4 depends on # 1 via register %r8

4. Instruction # 5 depends on # 4 via register %rbx

5. Instruction # 6 depends on # 5 via register %rcx

Only one of these dependencies is a load-use hazard that will hurt the performance of the code when running on our pipelined Y86-64 implementation (with forwarding). Mark which dependency is a load-use hazard, by circling its number 1-5.

You can make the code run faster without changing its behavior by rearranging the instructions so that the load-use hazard does not require stalling. Fill in the blanks in the following description:

To avoid load-use stalling, move instruction number 1 to the position immediately after the current instruction number 2.
3. (30 points) Data cache operations.

For this question we consider the memory system of a small embedded processor. The size of the physical address space is 4K bytes, and the memory is byte-addressable. The single-level cache is 3-way set associative, with a 2-byte block size and 24 total lines.

In the following table, all numbers are given in hexadecimal. The content of the cache is as follows (V = Valid, B0 = Byte 0, B1 = Byte 1):

<table>
<thead>
<tr>
<th>Index</th>
<th>Tag</th>
<th>V</th>
<th>B0</th>
<th>B1</th>
<th>Tag</th>
<th>V</th>
<th>B0</th>
<th>B1</th>
<th>Tag</th>
<th>V</th>
<th>B0</th>
<th>B1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>29</td>
<td>1</td>
<td>33</td>
<td>5D</td>
<td>4E</td>
<td>1</td>
<td>4A</td>
<td>EA</td>
<td>94</td>
<td>0</td>
<td>5A</td>
<td>18</td>
</tr>
<tr>
<td>1</td>
<td>E3</td>
<td>1</td>
<td>14</td>
<td>4D</td>
<td>7C</td>
<td>0</td>
<td>C6</td>
<td>36</td>
<td>A9</td>
<td>1</td>
<td>74</td>
<td>4E</td>
</tr>
<tr>
<td>2</td>
<td>1A</td>
<td>1</td>
<td>36</td>
<td>38</td>
<td>D4</td>
<td>1</td>
<td>F2</td>
<td>7D</td>
<td>F3</td>
<td>1</td>
<td>4C</td>
<td>3A</td>
</tr>
<tr>
<td>3</td>
<td>56</td>
<td>1</td>
<td>F7</td>
<td>74</td>
<td>05</td>
<td>1</td>
<td>ED</td>
<td>BE</td>
<td>52</td>
<td>0</td>
<td>56</td>
<td>68</td>
</tr>
<tr>
<td>4</td>
<td>47</td>
<td>0</td>
<td>21</td>
<td>9A</td>
<td>79</td>
<td>0</td>
<td>A2</td>
<td>34</td>
<td>94</td>
<td>1</td>
<td>D7</td>
<td>51</td>
</tr>
<tr>
<td>5</td>
<td>0A</td>
<td>1</td>
<td>3C</td>
<td>39</td>
<td>D8</td>
<td>1</td>
<td>11</td>
<td>6B</td>
<td>EF</td>
<td>1</td>
<td>FD</td>
<td>01</td>
</tr>
<tr>
<td>6</td>
<td>89</td>
<td>0</td>
<td>22</td>
<td>E2</td>
<td>3B</td>
<td>1</td>
<td>3A</td>
<td>86</td>
<td>33</td>
<td>1</td>
<td>35</td>
<td>65</td>
</tr>
<tr>
<td>7</td>
<td>32</td>
<td>0</td>
<td>1A</td>
<td>3B</td>
<td>15</td>
<td>1</td>
<td>D8</td>
<td>19</td>
<td>50</td>
<td>1</td>
<td>76</td>
<td>50</td>
</tr>
</tbody>
</table>

(a) Please indicate, by labeling the following diagram, the fields in an address that would be used to determine the following:

**CO** The cache offset

**CI** The cache set index

**CT** The cache tag

(b) For the given physical address, 0xF35, indicate the cache entry accessed and the cache byte value returned in hex. Indicate whether a cache miss occurs. If there is a cache miss, enter “unknown” for “Cache Byte Returned”.

First, write the physical address in the same format as above, putting one bit per box:

```
1 1 1 1 0 0 1 1 0 1 0 1
```

Then, compute the following parameters of the cache access:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cache Offset (CO)</td>
<td>0x1</td>
</tr>
<tr>
<td>Cache Index (CI)</td>
<td>0x2</td>
</tr>
<tr>
<td>Cache Tag (CT)</td>
<td>0xF3</td>
</tr>
<tr>
<td>Cache Hit? (Y/N)</td>
<td>Y</td>
</tr>
<tr>
<td>Cache Byte Returned</td>
<td>0x3A</td>
</tr>
</tbody>
</table>
(c) Counting the cache blocks as well as the tags and the valid bits, what is the total size of this cache in bits? (Please use decimal for the rest of this question.)

\[(1 + 8 + 16) \times 24 = 600 \text{ bits}\]

(d) The L3 cache of a computer has a hit time of 15 cycles and a miss penalty of 300 cycles. Suppose that the hit rate for this cache, for a given application, is 95%. Considering just this cache, what is the average memory access time in cycles? (Recall that average memory access time = hit time + miss rate \times miss penalty)

\[15 + 0.05 \times 300 = 15 + 15 = 30 \text{ cycles}\]

Suppose we can improve the hit rate of the application to 98%. What is the new average memory access time?

\[15 + 0.02 \times 300 = 15 + 6 = 21 \text{ cycles}\]

Notice how a small improvement in the hit rate makes a large (about 30%) improvement in performance.

4. (20 points) Optimizing cache usage.

You are designing a meal plan for a small university’s dormitory, Gopher Hall. It has 4 floors with 8 rooms on each floor. The software will run on a machine with a 256-byte direct-mapped data cache with 32-byte blocks. You are implementing a prototype of your software that records the meal expenses (Breakfast, Lunch and Dinner) for each student in the dormitory each day. The C structures you are using are:

```c
struct meal_expenses {
    float BLD_meals[3];
    int student_ID;
};
```

```c
struct meal_expenses Gopher_Hall[4][8];
```

You have to decide between two alternative implementations of the routine that initializes the array Gopher_Hall. You want to choose the one with the better cache performance. You can assume:

- `sizeof(int) = 4` and `sizeof(float) = 4`
- `Gopher_Hall` begins at memory address 0
- The cache is initially empty.
- The only memory accesses are to the entries of the array `Gopher_Hall`.
- Variables `i`, `j` and `k` are stored in registers.
(a) What percentage of the writes in the following initialization code will miss in the cache?

```c
for (i=0; i<4; i++){
    for (j=0; j<8; j++) {
        Gopher_Hall[i][j].student_ID = 0;
    }
}

for (i=0; i<4; i++){
    for (j=0; j<8; j++) {
        for (k=0; k<3; k++) {
            Gopher_Hall[i][j].BLD_meals[k] = 0;
        }
    }
}
```

Total number of misses in the first loop: **16**

There are a total of 32 accesses. They are sequential, and two structures fit in each cache block, so the pattern will be an alternation in which one access misses, and then the next hits the same block. In total there will be 16 hits and 16 misses.

Total number of misses in the second loop: **16**

Because the cache is not large enough to hold the entire array, the second loop doesn’t get any benefit from the first loop. The cache pattern is similar: a block of data is read in on a miss, and then all subsequent accesses to that structure and the next are hits in the same block. Thus there are again 16 misses.

Overall miss rate for writes to Gopher_Hall: **25%**

From the previous parts, the total number of misses is 16 + 16 = 32. The total number of accesses is 32 from the first loop and 32 × 3 = 96 in the second loop, or alternatively 4 fields in each of 32 structures; 32 + 96 = 4 × 32 = 128. Thus the miss rate is 32/128 = 25%.

(b) What percentage of the writes in the following code will miss in the cache?

```c
for (i=0; i<4; i++){
    for (j=0; j<8; j++) {
        for (k=0; k<3; k++) {
            Gopher_Hall[i][j].BLD_meals[k] = 0;
        }
    }
    Gopher_Hall[i][j].student_ID=0;
}
```

Miss rate for writes to Gopher_Hall is: **12.5%**

The total number of accesses is the same as in part (a), 128. But now the accesses form one sequential pass instead of two, which is more efficient. Each miss brings the contents of two adjacent structures into the cache, just like in either of the loops in (a). So there is only a total of 16 misses, for a rate of 16/128 = 12.5%.