Machine-Level Programming I: Basics

CSci 2021: Machine Architecture and Organization September 24th-28th, 2018

Your instructor: Stephen McCamant

Based on slides originally by: Randy Bryant, Dave O'Hallaron

Today: Machine Programming I: Basics

History of Intel processors and architectures

- C, assembly, machine code
- Assembly Basics: Registers, operands, move
- Arithmetic & logical operations

Intel x86 Processors

Dominate laptop/desktop/server market

Evolutionary design

- Backwards compatible up until 8086, introduced in 1978
- Added more features as time goes on

Complex instruction set computer (CISC)

- Many different instructions with many different formats
 - But, only a subset encountered with Linux programs
- Matches performance of more modern Reduced Instruction Set Computers (RISC)

tegrated Memory Controller - 3 Ch DDR

Shared L3 Cache

Core 2 Core 3

Core 0 Core 1

- In terms of speed. Less so for low power consumption.

0 3M

3.1M

4.5M

6.5M

8 2 M

42M Q

291M 731M 🚺

Intel x86 Evolution: Milestones

Name	Date	Transistors	MHz
- 0000	1070	201/	5 10
8086	1978	29K	5-10
First 16-bit	Intel processo	r. Basis for IBM PC & DO	DS
1MB addre	ss space		
386	1985	275K	16-33
First 32 bit	Intel processo	r, referred to as IA32	
Added "flat	addressing", o	capable of running Unix	
Pentium 4E	2004	125M	2800-3800
First 64-bit	Intel x86 proce	essor, referred to as x86	-64
Core 2	2006	291M	1060-3500
First multi-	core Intel proc	essor	
Core i7	2008	731M	1700-3900
Four cores			
at and O'Hallaron, Computer Surter	A Programmer's Personati	up Third Edition	

Intel x86 Processors, cont. Machine Evolution

2001

386

- 1985 1993
- Pentium
- Pentium/MMX 1997 PentiumPro 1995
- Pentium III 1999 Pentium 4
- Core 2 Duo 2006
- Core i7
- 2008

Added Features

- Instructions to support multimedia operations
- Instructions to enable more efficient conditional operations
- Transition from 32 bits to 64 bits

stems: A Pros

More cores

2015 State of the Art Core i7 Broadwell 2015

- Desktop Model
- 4 cores
- Integrated graphics
- 3.3-3.8 GHz
- 65W

Server Model

- 8 cores
- Integrated I/O
- 2-2.6 GHz
- 45W



x86 Clones: Advanced Micro Devices

(AMD)

Historically

- AMD has followed just behind Intel
- A little bit slower, a lot cheaper

Then

- Recruited top circuit designers from Digital Equipment Corp. and other downward trending companies
- Built Opteron: tough competitor to Pentium 4
- Developed x86-64, their own extension to 64 bits

Recent Years

- Intel got its act together
 - Leads the world in semiconductor technology
- AMD has fallen behind
 - · Spun off its semiconductor factories

Intel's 64-Bit History

2001: Intel Attempts Radical Shift from IA32 to IA64

- Totally different architecture (Itanium)
- Executes IA32 code only as legacy
- Performance disappointing
- 2003: AMD Steps in with Evolutionary Solution
 x86-64 (now called "AMD64")
- Intel Felt Obligated to Focus on IA64
 Hard to admit mistake or that AMD is better
 - 2004: Intel Announces EM64T extension to IA32
 - Extended Memory 64-bit Technology (now called "Intel 64")
 Almost identical to x86-64!
- All but lowest-end x86 processors support x86-64
- But, lots of code still runs in 32-bit mode

Our Coverage

IA32

- The traditional x86
- For 2021: RIP, Summer 2015

x86-64

- The standard
- cselabs> gcc hello.c
- cselabs> gcc -m64 hello.c

Presentation

- Book covers x86-64
- Web aside on IA32
- We will only cover x86-64

.....

Today: Machine Programming I: Basics

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move
- Arithmetic & logical operations

Definitions

- Architecture: (also ISA: instruction set architecture) The parts of a processor design that one needs to understand or write assembly/machine code.
 - or write assembly/machine code.
 - Examples: instruction set specification, registers.
- Microarchitecture: Implementation of the architecture.
 Examples: cache sizes and core frequency.
- Code Forms:
 - Machine Code: The byte-level programs that a processor executes
 - Assembly Code: A text representation of machine code
- Example ISAs:
 - Intel: x86, IA32, Itanium, x86-64
 - ARM: Used in almost all smartphones

Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition

Assembly/Machine Code View







Assembly Characteristics: Data Types

"Integer" data of 1, 2, 4, or 8 bytes

- Data values
- Addresses (untyped pointers)
- Floating point data of 4, 8, or 10 bytes
- Code: Byte sequences encoding series of instructions
- No aggregate types such as arrays or structures
 - Just contiguously allocated bytes in memory

Assembly Characteristics: Operations

- Perform arithmetic function on register or memory data
- Transfer data between memory and register
 - Load data from memory into register
 - Store register data into memory

Transfer control

- Unconditional jumps to/from procedures
- Conditional branches



0x0

	Assembler
Ado595 : 0x53 0x48 0x89 0x33 0xe8 0xf2 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xf5 0xf8 0xf2 0xf 0xf8 0xf2 0xf8 0xf2 0xf8 0xf	 Assembler Translates , s into , o Binary encoding of each instruction Nearly-complete image of executable code Missing linkages between code in different files Linker Resolves references between files Combines with static run-time libraries E.g., code for malloc, printf Some libraries are dynamically linked Linking occurs when program begins execution



Disassembling Object Code

Disassembled

000000000400595			<sumstore>:</sumstore>				
400595:	53					push	%rbx
400596:	48	89	d3			mov	%rdx,%rbx
400599:	e8	£2	ff	ff	ff	callq	400590 <plus></plus>
40059e:	48	89	03			mov	<pre>%rax, (%rbx)</pre>
4005a1:	5b					pop	%rbx
4005a2:	c3					retq	

Disassembler

objdump -d sum

- Useful tool for examining object code
- Analyzes bit pattern of series of instructions
- Produces approximate rendition of assembly code
- Can be run on either <code>a.out</code> (complete executable) or <code>.o</code> file

Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition

Alternate Disassembly

Object	Disassembled	
0x0400595: 0x53 0x48 0x89 0xd3 0xe8 0xf2 0xff	Dump of assembler code for function sumstore: 0x0000000000400595 <+0>: push %rbx 0x000000000400596 <+1>: mov %rdx,%rbx 0x000000000400599 <+4>: callq 0x400590 <plus 0x000000000400599 <+9>: mov %rax,(%rbx) 0x0000000004005a1 <+12>:pop %rbx 0x0000000004005a2 <+13>:retq</plus 	3>
0xff 0xff 0x48 0x89 0x03 0x5b 0xc3	 Within gdb Debugger % gdb sum (gdb) disassemble sumstore Disassemble procedure 	
	(gdb) x/14xb sumstore Examine the 14 bytes starting at sumstore	
nt and O'Hallaron. Computer Syster	ms & Programmer's Perspective Third Edition	20

What Can be Disassembled?

% objdump -d WINWORD.EXE						
WINWORD.EXE:	813 - 8-mark 1 1906					
No symbols in ' Disassembly of 30001000 <.text 30001000: 55	Legal note: reverse engineering of commercial software is often forbidden by license agreements, and its status under statute varies by jurisdiction					
30001001: 8b e 30001003: 6a f 30001005: 68 9 3000100a: 68 9	mcv %esp,%ebp ff push \$0xfffffff 00 10 00 30 push \$0x30040190 01 dc 4c 30 push \$0x304cdc91					

Anything that can be interpreted as executable code

Disassembler examines bytes and reconstructs assembly source

vant and O'Hallaron. Computer Systems: & Programmer's Perspective. Third Edition

Aside: x86 Assembly Formats

- This class uses "AT&T" format, which is standard for Unix/Linux x86(-64) systems
 - Similar to historic Unix all the way back to PDP-11
- Intel's own documentation, and Windows, use a different "Intel" syntax
 - Many arbitrary differences, but more internally consistent

AT&T syntax	Intel syntax
Destination is last operand	Destination is first operand
Size suffixes like "I" in movl	Size on memory operands ("DWORD PTR")
"%" on register names	Just letters in register names
"\$" on immediate values	Just digits in immediates
Addressing modes with (,)	Addressing modes with [+ *]

at and O'Hallaron, Computer Surtemy: A Programmer's Perspective, Third Editio

Today: Machine Programming I: Basics

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move
- Arithmetic & logical operations

x86-64 Integer Registers

%rax	%eax	%r8	%r8d
%rbx	%ebx	%r9	%r9d
%rcx	%ecx	%r10	%r10d
%rdx	%edx	%r11	%r11d
%rsi	%esi	%r12	%r12d
%rdi	%edi	%r13	%r13d
%rsp	%esp	%r14	%r14d
%rbp	%ebp	%r15	%r15d

Can reference low-order 4 bytes (also low-order 1 & 2 bytes)





movq Operand Combinations

	Source	Dest		Src,Dest	C Analog
	(Imm -{	Reg Mem	movq movq	\$0x4,%rax \$-147,(%rax)	temp = 0x4; *p = -147;
movq <	Reg {	Reg Mem	movq movq	%rax,%rdx %rax,(%rdx)	<pre>temp2 = temp1; *p = temp;</pre>
	Mem	Reg	movq	(%rax),%rdx	temp = *p;

Cannot do memory-memory transfer with a single instruction

iryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Editi

Simple Memory Addressing Modes Normal (R) Mem[Reg[R]] Register R specifies memory address Like pointer dereferencing in C movq (%rcx),%rax Displacement D(R) Mem[Reg[R]+D] Register R specifies start of memory region

Constant displacement D specifies offset

movq 8(%rbp),%rdx

















Address Computation Examples

%rdx	0xf000
%rcx	0x0100

https://chimein.cla.umn.edu/course/view/2021

Expression	Address Computation	Address
0x8(%rdx)		
(%rdx,%rcx)		
(%rdx,%rcx,4)		
0x80(,%rdx,2)		

Address Computation Examples

%rdx	0xf000
%rcx	0x0100

https://chimein.cla.umn.edu/course/view/2021

Expression	Address Computation	Address
0x8 (%rdx)	0xf000 + 0x8	0xf008
(%rdx,%rcx)	0xf000 + 0x100	0xf100
(%rdx,%rcx,4)	0xf000 + 4*0x100	0xf400
0x80(,%rdx,2)	2*0xf000 + 0x80	0x1e080

imer's Perspective, Third Edi

Logistics announcements

Exercise set #1 is out now

Due on paper at the beginning of Monday's lecture

- HA2 on data operations coming soon
 - Continuation of today's lab
 - To be due Friday, October 5th

Today: Machine Programming I: Basics

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move
- Arithmetic & logical operations

Address Computation Instruction

leag Src, Dst

- Src is address mode expression
- Set Dst to address denoted by expression

Uses

- Computing addresses without a memory reference
- E.g., translation of p = &x[i];
- Computing arithmetic expressions of the form x + k*y
- k = 1, 2, 4, or 8
- Example

3

long m12(long x) Converted to ASM by compiler: return x*12;

Some Arithmetic Operations Two Operand Instructions: Format Computation

r Systems: A Progra

addq	Src,Dest	Dest = Dest + Src				
subq	Src,Dest	Dest = Dest - Src				
imulq	Src,Dest	Dest = Dest * Src				
shlq	Src,Dest	Dest = Dest << Src	Also called salq			
sarq	Src,Dest	Dest = Dest >> Src	Arithmetic			
shrq	Src,Dest	Dest = Dest >> Src	Logical			
xorq	Src,Dest	Dest = Dest ^ Src				
andq	Src,Dest	Dest = Dest & Src				
orq	Src,Dest	Dest = Dest Src				
Watch out for argument order!						
No distinction between signed and unsigned int (why?)						

nmer's Perspective. Third Editio

Some Arithmetic Operations

One Operand Instructions

incq	Dest	Dest = Dest + 1
decq	Dest	Dest = Dest - 1
negq	Dest	Dest = - Dest
notq	Dest	Dest = ~Dest

See book for more instructions

Arithmetic Expression Example

	long arith					
	(long x, long y, long z					
	{					
	long t1 = $x+y$;					
1	long $t2 = z+t1;$					
	long t3 = x+4;					
	long t4 = y * 48;					
	long t5 = t3 + t4;					
	long rval = t2 * t5;					
	return rval;					
	}					
1						

arith:	
leaq	(%rdi,%rsi), %rax
addq	%rdx, %rax
leaq	(%rsi,%rsi,2), %rdx
salq	\$4, %rdx
leaq	4(%rdi,%rdx), %rcx
imulq	<pre>%rcx, %rax</pre>

Interesting Instructions

imu ret

- leag: address computation
- salq: shift
- imulq: multiplication
 - But, only used once

Understanding Arithmetic Expression Example

t1 # t2

t4 # t5 # rval

	aritn:		
long arith	leac addo	[(%rdi,%r [%rdx, %r	si), %rax ax
<pre>(long x, long y, long z) {</pre>	lead	(%rsi,%r (\$4, %rdx	si,2), %rdx
long $t1 = x+y;$ long $t2 = z+t1;$	lead imul	4 (%rdi,% q %rcx, %r	rdx), %rcx ax
long t3 = x+4; long t4 = y * 48;	ret		
long $t5 = t3 + t4;$		Register	Use(s)
<pre>iong rval = t2 * t5; return rval;</pre>		%rdi	Argument \mathbf{x}
}		%rsi	Argument y
	%rdx %rax	%rdx	Argument \mathbf{z}
		%rax	t1, t2, rval
		%rdx	t4
		%rcx	t5

Machine Programming I: Summary

History of Intel processors and architectures

Evolutionary design leads to many quirks and artifacts

C, assembly, machine code

- New forms of visible state: program counter, registers, ...
- Compiler must transform statements, expressions, procedures into low-level instruction sequences

Assembly Basics: Registers, operands, move

The x86-64 move instructions cover wide range of data movement forms

Arithmetic

 C compiler will figure out different instruction combinations to carry out computation