
The Memory Hierarchy CSci 2021: Machine Architecture and Organization November 5th-7th, 2018 Your instructor: Stephen McCamant Based on slides originally by: Randy Bryant, Dave O'Hallaron



Random-Access Memory (RAM)

- Key features
 - RAM is traditionally packaged as a chip.
 - Basic storage unit is normally a cell (one bit per cell).
 - Multiple RAM chips form a memory.
- RAM comes in two varieties:
 - SRAM (Static RAM)
 - DRAM (Dynamic RAM)

Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition

SRAM vs DRAM Summary


	per bit	Access time	Needs refresh?	Needs EDC?	Cost	Applications
SRAM	4 or 6	1X	No	Maybe	100x	Cache memories
DRAM	1	10X	Yes	Yes	1X	Main memories, frame buffers


Nonvolatile Memories


- DRAM and SRAM are volatile memories
 - Lose information if powered off.
- Nonvolatile memories retain value even if powered off
 - Read-only memory (ROM): programmed during production
 - Programmable ROM (PROM): can be programmed once
 - Eraseable PROM (EPROM): can be bulk erased (UV, X-Ray)
 - Electrically eraseable PROM (EEPROM): electronic erase capability
 - Flash memory: EEPROMs. with partial (block-level) erase capability
 Wears out after about 100,000 erasings
- Uses for Nonvolatile Memories
 - Firmware programs stored in a ROM (BIOS, controllers for disks, network cards, graphics accelerators, security subsystems,...)
 - Solid state disks (replace rotating disks in thumb drives, smart phones, mp3 players, tablets, laptops,...)
 - Disk caches


Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Editio


Traditional Bus Structure Connecting CPU and Memory A bus is a collection of parallel wires that carry address, data, and control signals. Buses are typically shared by multiple devices.

























Disk Geometry (Muliple-Platter View) • Aligned tracks form a cylinder. Cylinder k Surface 1 Surface 3 Surface 3 Surface 3 Surface 5 Surface 5 Surface 5 Surface 5 Surface 6 Surface 7 Surface 7 Surface 7 Surface 8 Surface 8 Surface 9 Platter 1 Surface 9 Surface 9 Surface 1 Surface 5 Surface 5 Surface 5 Surface 6 Surface 7 Surface 8 Surface 9 Sur








































Disk Access Time

- Average time to access some target sector approximated by :
 - Taccess = Tavg seek + Tavg rotation + Tavg transfer
- Seek time (Tavg seek)
 - Time to position heads over cylinder containing target sector.
 - Typical Tavg seek is 3—9 ms
- Rotational latency (Tavg rotation)
 - Time waiting for first bit of target sector to pass under r/w head.
 - Tavg rotation = 1/2 x 1/RPMs x 60 sec/1 min
 - Typical Tavg rotation = 7200 RPMs

■ Transfer time (Tavg transfer)

- Time to read the bits in the target sector.
- Tavg transfer = 1/RPM x 1/(avg # sectors/track) x 60 secs/1 min.

Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective Third Edition

Disk Access Time Example

■ Given:

- Rotational rate = 7,200 RPM
- Average seek time = 9 ms.
- Avg # sectors/track = 400.

Derived:

- Tavg rotation = 1/2 x (60 secs/7200 RPM) x 1000 ms/sec = 4 ms.
- Tavg transfer = 60/7200 RPM x 1/400 secs/track x 1000 ms/sec = 0.02 ms
- Taccess = 9 ms + 4 ms + 0.02 ms


Important points:


- Access time dominated by seek time and rotational latency.
- First bit in a sector is the most expensive, the rest are free.
- SRAM access time is about 4 ns/doubleword. DRAM about 60 ns
 - Disk is about 40,000 times slower than SRAM,
 - 2,500 times slower then DRAM.


Logical Disk Blocks


- Modern disks present a simpler abstract view of the complex sector geometry:
 - The set of available sectors is modeled as a sequence of b-sized logical blocks (0, 1, 2, ...)
- Mapping between logical blocks and actual (physical) sectors
 - Maintained by hardware/firmware device called disk controller.
 - Converts requests for logical blocks into (surface,track,sector) triples
- Allows controller to set aside spare cylinders for each zone.
 - Accounts for the difference in "formatted capacity" and "maximum capacity".


Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition
























Today Storage technologies and trends Locality of reference Caching in the memory hierarchy




```
    Claim: Being able to look at code and get a qualitative sense of its locality is a key skill for a professional programmer.
    Question: Does this function have good locality with respect to array a?
    int sum_array_rows(int a [M] [N]) {
        int i, j, sum = 0;
        for (j = 0; j < M; j++)
            sum += a[i][j];
        return sum;
    }
}</li>
```

```
Locality Example

■ Question: Can you permute the loops so that the function
scans the 3-d array a with a stride-1 reference pattern
(and thus has good spatial locality)?


| int sum_array_3d(int a[M][N][N]) |
| int i, j, k, sum = 0;
| for (i = 0; i < M; i++)
| for (j = 0; j < N; j++)
| for (k = 0; k < N; k++)
| sum += a[k][i][j];
| return sum;
}</pre>
```

Memory Hierarchies Some fundamental and end


- Some fundamental and enduring properties of hardware and software:
 - Fast storage technologies cost more per byte, have less capacity, and require more power (heat!).
 - The gap between CPU and main memory speed is widening.
 - Well-written programs tend to exhibit good locality.
- These fundamental properties complement each other beautifully.
- They suggest an approach for organizing memory and storage systems known as a memory hierarchy.


Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition


Today Storage technologies and trends Locality of reference Caching in the memory hierarchy




Caches Cache: A smaller, faster storage device that acts as a staging area for a subset of the data in a larger, slower device. Fundamental idea of a memory hierarchy: For each k, the faster, smaller device at level k serves as a cache for the larger, slower device at level k+1. Why do memory hierarchies work? Because of locality, programs tend to access the data at level k more often than they access the data at level k+1. Thus, the storage at level k+1 can be slower, and thus larger and cheaper per bit. Big Idea: The memory hierarchy creates a large pool of storage that costs as much as the cheap storage near the bottom, but that serves data to programs at the rate of the fast storage near the top.













Cache Type	What is Cached?	Where is it Cached?	Latency (cycles)	Managed By
Registers	4-8 bytes words	CPU core	0	Compiler
TLB	Address translations	On-Chip TLB	0	Hardware MMU
L1 cache	64-byte blocks	On-Chip L1	4	Hardware
L2 cache	64-byte blocks	On-Chip L2	10	Hardware
Virtual Memory	4-KB pages	Main memory	100	Hardware + C
Buffer cache	Parts of files	Main memory	100	os
Disk cache	Disk sectors	Disk controller	100,000	Disk firmwar
Network buffer cache	Parts of files	Local disk	10,000,000	NFS client
Browser cache	Web pages	Local disk	10,000,000	Web browser
Web cache	Web pages	Remote server disks	1,000,000,000	Web proxy server

















Metric	1985	1990	1995	2000	2005	2010	2015	2015:198
\$/MB	2.900	320	256	100	75	60	320	116
access (ns)	150	35	15	3	2	1.5	200	115
DRAM Metric	1985	1990	1995	2000	2005	2010	2015	2015:198
Metric	1303	1330	1333	2000	2003	2010	2010	2010.130
\$/MB	880	100	30	1	0.1	0.06	0.02	44,000
access (ns)	200	100	70	60	50	40	20	10
typical size (MB)	0.256	4	16	64	2,000	8,000	16.000	62,500
Disk								
Metric	1985	1990	1995	2000	2005	2010	2015	2015:198
\$/GB	100,000	8,000	300	10	5	0.3	0.03	3,333,333
access (ms)	75	28	10	8	5	3	3	25
typical size (GB)	0.01	0.16	1	20	160	1,500	3,000	300.000

J Clo	ock R	ates					
1985	1990	1995	2003	2005	2010	2015	2015:1985
80286	80386	Pentium	P-4	Core 2	Core i7(n) Core i7	(h)
6	20	150	3,300	2,000	2,500	3,000	500
166	50	6	0.30	0.50	0.4	0.33	500
1	1	1	1	2	4	4	4
166	50	6	0.30	0.25	0.10	0.08	2,075
	1985 80286 6 166	1985 1990 80286 80386 6 20 166 50	80286 80386 Pentium 6 20 150 166 50 6 1 1 1	1985 1990 1995 2003 80286 80386 Pentium P-4 6 20 150 3,300 166 50 6 0.30 1 1 1 1	when des 1985 1990 1995 2003 2005 80286 80386 Pentium P-4 Core 2 6 20 150 3,300 2,000 166 50 6 0.30 0.50 1 1 1 1 1 2	when designers hit 1985	when designers hit the "Pow 1985 1990 1995 2003 2005 2010 2015 80286 80386 Pentium P-4 Core 2 Core i7(n) Core i7(6 20 150 3,300 2,000 2,500 3,000 166 50 6 0.30 0.50 0.4 0.33 1 1 1 1 1 2 4 4