


Virtual Memory: Concepts CSci 2021: Machine Architecture and Organization November 26th-28th, 2018 Your instructor: Stephen McCamant Based on slides originally by: Randy Bryant, Dave O'Hallaron







Address Spaces Linear address space: Ordered set of contiguous non-negative integer addresses: {0, 1, 2, 3 ...} Virtual address space: Set of N = 2ⁿ virtual addresses {0, 1, 2, 3, ..., N-1} Physical address space: Set of M = 2^m physical addresses {0, 1, 2, 3, ..., M-1}



Today


- Address spaces
- VM as a tool for caching
- VM as a tool for memory management
- VM as a tool for memory protection
- Address translation

Announcements break

■ Exercise set 4 is due at the beginning of class Wednesday

VM as a Tool for Caching

- Conceptually, virtual memory is an array of N contiguous bytes stored on disk.
- The contents of the array on disk are cached in physical memory (DRAM cache)
 - These cache blocks are called pages (size is P = 2^p bytes)




DRAM Cache Organization

- DRAM cache organization driven by the enormous miss penalty
 - DRAM is about 10x slower than SRAM
 - Disk is about 10,000x slower than DRAM
- Consequences
 - Large page (block) size: typically 4 KB, sometimes 4 MB
 - Fully associative
 - Any VP can be placed in any PP
 - Requires a "large" mapping function different from cache memories
 - Highly sophisticated, expensive replacement algorithms
 - Too complicated and open-ended to be implemented in hardware
 - Write-back rather than write-through


Enabling Data Structure: Page Table

- A page table is an array of page table entries (PTEs) that maps virtual pages to physical pages.
 - Per-process kernel data structure in DRAM





Page Hit


■ Page hit: reference to VM word that is in physical memory (DRAM cache hit)





Page Fault • Page fault: reference to VM word that is not in physical memory (DRAM cache miss) Physical page number or (DRAM) Virtual address Physical page number or (DRAM) Virtual memory (DRAM) VP1 PP 0 VP2 VP2 VP3 VP 1 VP 2 VP 2 VP 3 VP 4 VP 6 VP 6 VP 7 VP 4 VP 6 VP 7 VP 4 VP 6 VP 7 VP 8 VP 9 V











Locality to the Rescue Again!

- Virtual memory seems terribly inefficient, but it works because of locality.
- At any point in time, programs tend to access a set of active virtual pages called the working set
 - Programs with better temporal locality will have smaller working sets
- If (working set size < main memory size)
 - Good performance for one process after compulsory misses
- If (SUM(working set sizes) > main memory size)
 - Thrashing: Performance meltdown where pages are swapped (copied) in and out continuously


Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective Third Edition

Today

- Address spaces
- VM as a tool for caching
- VM as a tool for memory management
- VM as a tool for memory protection
- Address translation


Provest and O'Hallaron, Computer Systems: A Programmer's Personantium Third Edition

WM as a Tool for Memory Management Key idea: each process has its own virtual address space It can view memory as a simple linear array Mapping function scatters addresses through physical memory Well-chosen mappings can improve locality Virtual Address Space for Process 1: Physical Address Space (DRAM)



VM as a Tool for Memory Management

- Simplifying memory allocation
 - Each virtual page can be mapped to any physical page
 - A virtual page can be stored in different physical pages at different times
- Sharing code and data among processes
 - Map virtual pages to the same physical page (here: PP 6)




Simplifying Linking and Loading

Linking

- Each program has similar virtual address space
- Code, data, and heap always start at the same addresses.


Loading


- execve allocates virtual pages for .text and .data sections & creates PTEs marked as invalid
- The .text and .data sections are copied, page by page, on demand by the virtual memory system



Today


- Address spaces
- VM as a tool for caching
- VM as a tool for memory management
- VM as a tool for memory protection
- Address translation








Virtual Address Space V = {0, 1, ..., N-1} Physical Address Space P = {0, 1, ..., M-1} Address Translation MAP: V → P U {Ø} For virtual address a: MAP(a) = a' if data at virtual address a is at physical address a' in P MAP(a) = Øif data at virtual address a is not in physical memory Either invalid or stored on disk

Summary of Address Translation Symbols Basic Parameters N = 2ⁿ: Number of addresses in virtual address space M = 2^m: Number of addresses in physical address space P = 2^p: Page size (bytes) Components of the virtual address (VA) TLBI: TLB index TLBT: TLB tag VPO: Virtual page offset VPN: Virtual page number Components of the physical address (PA) PPO: Physical page offset (same as VPO) PPN: Physical page number









Speeding up Translation with a TLB Page table entries (PTEs) are cached in L1 like any other memory word PTEs may be evicted by other data references PTE hit still requires a small L1 delay Solution: Translation Lookaside Buffer (TLB) Small set-associative hardware cache in MMU Maps virtual page numbers to physical page numbers Contains complete page table entries for small number of pages

