# **Machine-Level Programming I: Basics**

CSci 2021: Machine Architecture and Organization February 12th-14th, 2018

Your instructor: Stephen McCamant

Based on slides originally by:

Randy Bryant, Dave O'Hallaron

# **Today: Machine Programming I: Basics**

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move
- Arithmetic & logical operations

#### **Intel x86 Processors**

- Dominate laptop/desktop/server market
- Evolutionary design
  - Backwards compatible up until 8086, introduced in 1978
  - Added more features as time goes on
- Complex instruction set computer (CISC)
  - Many different instructions with many different formats
    - But, only a subset encountered with Linux programs
  - Matches performance of more modern Reduced Instruction Set Computers (RISC)
    - In terms of speed. Less so for low power consumption.

#### **Intel x86 Evolution: Milestones**

**Transistors** Name **8086** 1978 29K 5-10

• First 16-bit Intel processor. Basis for IBM PC & DOS

■ 1MB address space

1985 16-33 275K

• First 32 bit Intel processor , referred to as IA32

Added "flat addressing", capable of running Unix

Pentium 4E 2004 125M 2800-3800

First 64-bit Intel x86 processor, referred to as x86-64

1060-3500 ■ Core 2 2006 291M

First multi-core Intel processor

■ Core i7 2008 731M 1700-3900

Four cores

#### Intel x86 Processors, cont.

#### ■ Machine Evolution

**386** 1985 0.3M Pentium 1993 3.1M Pentium/MMX 1997 4.5M PentiumPro 1995 1999 Pentium III 8 2M Pentium 4 2001 Core 2 Duo 2006 291M

2008

Shared L3 Cache

#### Added Features

- Instructions to support multimedia operations
- Instructions to enable more efficient conditional operations
- Transition from 32 bits to 64 bits
- More cores

#### 2015 State of the Art


Core i7 Broadwell 2015

#### ■ Desktop Model

- 4 cores
- Integrated graphics
- 3.3-3.8 GHz
- 65W

# ■ Server Model

- 8 cores
- Integrated I/O
- 2-2.6 GHz
- 45W



# x86 Clones: Advanced Micro Devices (AMD)

- Historically
  - AMD has followed just behind Intel
  - A little bit slower, a lot cheaper
- Then
  - Recruited top circuit designers from Digital Equipment Corp. and other downward trending companies
  - Built Opteron: tough competitor to Pentium 4
- Developed x86-64, their own extension to 64 bits
- Recent Years
  - Intel got its act together
    - Leads the world in semiconductor technology
  - AMD has fallen behind
    - Spun off its semiconductor factories

Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition

#### Intel's 64-Bit History

- 2001: Intel Attempts Radical Shift from IA32 to IA64
  - Totally different architecture (Itanium)
  - Executes IA32 code only as legacy
  - Performance disappointing
- 2003: AMD Steps in with Evolutionary Solution
  - x86-64 (now called "AMD64")
- Intel Felt Obligated to Focus on IA64
  - Hard to admit mistake or that AMD is better
- 2004: Intel Announces EM64T extension to IA32
- Extended Memory 64-bit Technology (now called "Intel 64")
- Almost identical to x86-64!
- All but lowest-end x86 processors support x86-64
  - But, lots of code still runs in 32-bit mode

Bryant and O'Hallaron Computer Systems: A Programmer's Perspective Third Edition

### **Our Coverage**

- IA32
  - The traditional x86
  - For 2021: RIP, Summer 2015
- x86-64
  - The standard
  - cselabs> gcc hello.c
  - cselabs> gcc -m64 hello.c
- Presentation
  - Book covers x86-64
  - Web aside on IA32
  - We will only cover x86-64

Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition

#### **Today: Machine Programming I: Basics**

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move
- Arithmetic & logical operations


Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition


#### **Definitions**

- Architecture: (also ISA: instruction set architecture) The parts of a processor design that one needs to understand or write assembly/machine code.
  - Examples: instruction set specification, registers.
- Microarchitecture: Implementation of the architecture.
  - Examples: cache sizes and core frequency.
- Code Forms:
  - Machine Code: The byte-level programs that a processor executes
  - Assembly Code: A text representation of machine code
- **■** Example ISAs:
  - Intel: x86, IA32, Itanium, x86-64
  - ARM: Used in almost all smartphones


Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Editio


#### **Assembly/Machine Code View** CPU Memory Addresses Registers Code Data PC Data Condition Instructions Stack **Programmer-Visible State** PC: Program counter Memory · Address of next instruction Byte addressable array On x86-64, called "RIP" Register file • Stack to support procedures · Heavily used program data Condition codes Store status information about most recent arithmetic or logical operation • Used for conditional branching







# Assembly Characteristics: Data Types "Integer" data of 1, 2, 4, or 8 bytes Data values Addresses (untyped pointers) Floating point data of 4, 8, or 10 bytes Code: Byte sequences encoding series of instructions No aggregate types such as arrays or structures Just contiguously allocated bytes in memory









#### **Disassembling Object Code** Disassembled 0000000000400595 <sumstore>: 400595: 53 400596: 48 89 d3 mosz %rdx.%rbx 400599: e8 f2 ff ff ff callq 400590 cqux, %TDX 400599: 48 89 03 mov %rax,(%rbx) 4005a1: 5b 4005a2: c3 pop %rbx retq Disassembler obidump -d sum Useful tool for examining object code Analyzes bit pattern of series of instructions Produces approximate rendition of assembly code Can be run on either a .out (complete executable) or .o file














%rax	%eax	%r8	%r8d
%rbx	%ebx	%r9	%r9d
%rcx	%ecx	%r10	%r10d
%rdx	%edx	%r11	%r11d
%rsi	%esi	%r12	%r12d
%rdi	%edi	%r13	%r13d
%rsp	%esp	%r14	%r14d
%rbp	%ebp	%r15	%r15d
































# **Address Computation Examples**

%rdx	0xf000
%rcx	0x0100

Expression	Address Computation	Address
0x8(%rdx)		
(%rdx,%rcx)		
(%rdx,%rcx,4)		
0x80(,%rdx,2)		

# **Address Computation Examples**

%rdx	0xf000	
%rcx	0x0100	

Expression	Address Computation	Address
0x8(%rdx)	0xf000 + 0x8	0xf008
(%rdx,%rcx)	0xf000 + 0x100	0xf100
(%rdx,%rcx,4)	0xf000 + 4*0x100	0xf400
0x80(,%rdx,2)	2*0xf000 + 0x80	0x1e080

# **Today: Machine Programming I: Basics**

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move
- Arithmetic & logical operations

# **Address Computation Instruction**

- leaq Src, Dst
  - Src is address mode expression
- Set Dst to address denoted by expression
- Uses
  - Computing addresses without a memory reference
  - E.g., translation of p = &x[i];
  - Computing arithmetic expressions of the form x + k\*y • k = 1, 2, 4, or 8
- Example

long m12(long x) return x\*12;

Converted to ASM by compiler:

leaq (%rdi,%rdi,2), %rax # t <- x+x\*2
salq \$2, %rax # return t<<2</pre>

# **Some Arithmetic Operations**

#### ■ Two Operand Instructions:

Format Computation

addq	Src,Dest	Dest = Dest + Src
subq	Src,Dest	Dest = Dest – Src
imulq	Src,Dest	Dest = Dest * Src
shlq	Src,Dest	Dest = Dest << Src
sarq	Src,Dest	Dest = Dest >> Src
shrq	Src,Dest	Dest = Dest >> Src
xorq	Src,Dest	Dest = Dest ^ Src
andq	Src,Dest	Dest = Dest & Src
orq	Src,Dest	Dest = Dest   Src

Logical

Also called salq Arithmetic

- Watch out for argument order!
- No distinction between signed and unsigned int (why?)

# **Some Arithmetic Operations**


# One Operand Instructions

incq Dest Dest = Dest + 1 decq Dest Dest = Dest - 1 negq Dest notq Dest Dest = - Dest Dest = ~Dest

■ See book for more instructions

```
Arithmetic Expression Example
                                        leaq
addq
                                                   (%rdi,%rsi), %rax
long arith
                                                   %rdx, %rax
(%rsi,%rsi,2), %rdx
(long x, long y, long z)
                                        leaq
                                                  $4, %rdx
4(%rdi,%rdx), %rcx
%rcx, %rax
                                        salq
  long t1 = x+y;
                                        leaq
  long t2 = z+t1;
                                        imulq
  long t3 = x+4;
long t4 = y * 48;
long t5 = t3 + t4;
                                        ret
                                   Interesting Instructions
  long rval = t2 * t5;
return rval;
                                      • leaq: address computation
                                       salq: shift
                                       • imulq: multiplication

    But, only used once
```



#### **Machine Programming I: Summary**

- History of Intel processors and architectures
  - Evolutionary design leads to many quirks and artifacts
- C, assembly, machine code
  - New forms of visible state: program counter, registers, ...
  - Compiler must transform statements, expressions, procedures into low-level instruction sequences
- Assembly Basics: Registers, operands, move
  - The x86-64 move instructions cover wide range of data movement forms
- Arithmetic
  - C compiler will figure out different instruction combinations to carry out computation

Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition

8