

# Computer Architecture: Y86-64 Sequential Implementation

CSci 2021: Machine Architecture and Organization  
October 31st, 2018

Your instructor: Stephen McCamant

Based on slides originally by:  
Randy Bryant and Dave O'Hallaron


## Y86-64 Instruction Set

Byte	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
cmovXX rA, rB	2	fn	rA	rB						
irmovq V, rB	3	0	fn	rB	V					
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jXX Dest	7	fn	Dest							
call Dest	8	0	Dest							
ret	9	0								
pushq rA	A	0	rA	fn						
popq rA	B	0	rA	fn						

## Building Blocks


### Combinational Logic

- Compute Boolean functions of inputs
- Continuously respond to input changes
- Operate on data and implement control



### Storage Elements

- Store bits
- Addressable memories
- Non-addressable registers
- Loaded only as clock rises



## Hardware Control Language

- Very simple hardware description language
- Can only express limited aspects of hardware operation
  - Parts we want to explore and modify

### Data Types

- bool: Boolean
  - a, b, c, ...
- int: words
  - A, B, C, ...
  - Does not specify word size—bytes, 32-bit words, ...

### Statements

- bool a = bool-expr ;
- int A = int-expr ;

## HCL Operations

- Classify by type of value returned

### Boolean Expressions

- Logic Operations
  - a && b, a || b, !a
- Word Comparisons
  - A == B, A != B, A < B, A <= B, A >= B, A > B
- Set Membership
  - A in { B, C, D }
  - » Same as A == B || A == C || A == D

### Word Expressions

- Case expressions
  - [ a : A ; b : B ; c : C ]
  - Evaluate test expressions a, b, c, ... in sequence
  - Return word expression A, B, C, ... for first successful test


## SEQ Hardware Structure

### State

- Program counter register (PC)
- Condition code register (CC)
- Register File
- Memories
  - Access same memory space
  - Data: for reading/writing program data
  - Instruction: for reading instructions


### Instruction Flow

- Read instruction at address specified by PC
- Process through stages
- Update program counter




## SEQ Stages

- Fetch**
  - Read instruction from instruction memory
- Decode**
  - Read program registers
- Execute**
  - Compute value or address
- Memory**
  - Read or write data
- Write Back**
  - Write program registers
- PC**
  - Update program counter



- 10 -

## Instruction Decoding



### Instruction Format

- Instruction byte icode:ifun
- Optional register byte rA:rB
- Optional constant word valC

- 11 -

CS:APP3e

## Executing Arith./Logical Operation



- |  |   |
|--|---|
| <b>Fetch</b> <ul style="list-style-type: none"> <li>Read 2 bytes</li> </ul> <b>Decode</b> <ul style="list-style-type: none"> <li>Read operand registers</li> </ul> <b>Execute</b> <ul style="list-style-type: none"> <li>Perform operation</li> <li>Set condition codes</li> </ul> | <b>Memory</b> <ul style="list-style-type: none"> <li>Do nothing</li> </ul> <b>Write back</b> <ul style="list-style-type: none"> <li>Update register</li> </ul> <b>PC Update</b> <ul style="list-style-type: none"> <li>Increment PC by 2</li> </ul> |
|--|---|

- 12 -

CS:APP3e

## Stage Computation: Arith/Log. Ops

	OPq rA, rB	
Fetch	icode:ifun $\leftarrow M_1[PC]$ rA:rB $\leftarrow M_1[PC+1]$	Read instruction byte Read register byte
	valP $\leftarrow PC+2$	Compute next PC
Decode	valA $\leftarrow R[rA]$ valB $\leftarrow R[rB]$	Read operand A Read operand B
Execute	valE $\leftarrow valB \text{ OP } valA$ Set CC	Perform ALU operation Set condition code register
Memory		
Write back	R[rB] $\leftarrow valE$	Write back result
PC update	PC $\leftarrow valP$	Update PC

- Formulate instruction execution as sequence of simple steps
- Use same general form for all instructions

- 13 -

CS:APP3e

## Executing rmmovq



- |  |  |
|--|--|
| <b>Fetch</b> <ul style="list-style-type: none"> <li>Read 10 bytes</li> </ul> <b>Decode</b> <ul style="list-style-type: none"> <li>Read operand registers</li> </ul> <b>Execute</b> <ul style="list-style-type: none"> <li>Compute effective address</li> </ul> | <b>Memory</b> <ul style="list-style-type: none"> <li>Write to memory</li> </ul> <b>Write back</b> <ul style="list-style-type: none"> <li>Do nothing</li> </ul> <b>PC Update</b> <ul style="list-style-type: none"> <li>Increment PC by 10</li> </ul> |
|--|--|

- 14 -

CS:APP3e

## Stage Computation: rmmovq

	rmmovq rA, D(rB)	
Fetch	icode:ifun $\leftarrow M_1[PC]$ rA:rB $\leftarrow M_1[PC+1]$ valC $\leftarrow M_8[PC+2]$ valP $\leftarrow PC+10$	Read instruction byte Read register byte Read displacement D Compute next PC
Decode	valA $\leftarrow R[rA]$ valB $\leftarrow R[rB]$	Read operand A Read operand B
Execute	valE $\leftarrow valB + valC$	Compute effective address
Memory	$M_8[valE] \leftarrow valA$	Write value to memory
Write back		
PC update	PC $\leftarrow valP$	Update PC

- Use ALU for address computation

- 15 -

CS:APP3e

## Executing popq



- |  |  |
|--|--|
| <b>Fetch</b>   | <b>Memory</b>  |
| <ul style="list-style-type: none"> <li>Read 2 bytes</li> </ul>                 | <ul style="list-style-type: none"> <li>Read from old stack pointer</li> </ul>                            |
| <b>Decode</b>  | <b>Write back</b>  |
| <ul style="list-style-type: none"> <li>Read stack pointer</li> </ul>           | <ul style="list-style-type: none"> <li>Update stack pointer</li> <li>Write result to register</li> </ul> |
| <b>Execute</b>   | <b>PC Update</b>   |
| <ul style="list-style-type: none"> <li>Increment stack pointer by 8</li> </ul> | <ul style="list-style-type: none"> <li>Increment PC by 2</li> </ul>                                      |

- 16 -

CS:APP3e

## Stage Computation: popq

popq rA		
Fetch	icode:ifun $\leftarrow M_1[PC]$ rA:rB $\leftarrow M_2[PC+1]$ valP $\leftarrow PC+2$	Read instruction byte Read register byte Compute next PC
Decode	valA $\leftarrow R[\%rsp]$ valB $\leftarrow R[\%rsp]$	Read stack pointer Read stack pointer
Execute	valE $\leftarrow valB + 8$	Increment stack pointer
Memory	valM $\leftarrow M_8[valA]$	Read from stack
Write back	R[%rsp] $\leftarrow valE$ R[rA] $\leftarrow valM$	Update stack pointer Write back result
PC update	PC $\leftarrow valP$	Update PC

- Use ALU to increment stack pointer
- Must update two registers
  - Popped value
  - New stack pointer

- 17 -

CS:APP3e

## Executing Conditional Moves



- |   |  |
|---|--|
| <b>Fetch</b>  | <b>Memory</b>  |
| <ul style="list-style-type: none"> <li>Read 2 bytes</li> </ul>                                  | <ul style="list-style-type: none"> <li>Do nothing</li> </ul>               |
| <b>Decode</b>   | <b>Write back</b>  |
| <ul style="list-style-type: none"> <li>Read operand registers</li> </ul>                        | <ul style="list-style-type: none"> <li>Update register (or not)</li> </ul> |
| <b>Execute</b>  | <b>PC Update</b>   |
| <ul style="list-style-type: none"> <li>If !cnd, then set destination register to 0xF</li> </ul> | <ul style="list-style-type: none"> <li>Increment PC by 2</li> </ul>        |

- 18 -

CS:APP3e

## Stage Computation: Cond. Move


cmovXX rA, rB		
Fetch	icode:ifun $\leftarrow M_1[PC]$ rA:rB $\leftarrow M_2[PC+1]$ valP $\leftarrow PC+2$	Read instruction byte Read register byte Compute next PC
Decode	valA $\leftarrow R[rA]$ valB $\leftarrow 0$	Read operand A
Execute	valE $\leftarrow valB + valA$ If !Cond(CC,ifun) rB $\leftarrow 0xF$	Pass valA through ALU (Disable register update)
Memory		
Write back	R[rB] $\leftarrow valE$	Write back result
PC update	PC $\leftarrow valP$	Update PC

- Read register rA and pass through ALU
- Cancel move by setting destination register to 0xF
  - If condition codes & move condition indicate no move

- 19 -

CS:APP3e

## Executing Jumps



- |  |   |
|--|---|
| <b>Fetch</b>   | <b>Memory</b>   |
| <ul style="list-style-type: none"> <li>Read 9 bytes</li> <li>Increment PC by 9</li> </ul>                                      | <ul style="list-style-type: none"> <li>Do nothing</li> </ul>  |
| <b>Decode</b>  | <b>Write back</b>   |
| <ul style="list-style-type: none"> <li>Do nothing</li> </ul>   | <ul style="list-style-type: none"> <li>Do nothing</li> </ul>  |
| <b>Execute</b>   | <b>PC Update</b>  |
| <ul style="list-style-type: none"> <li>Determine whether to take branch based on jump condition and condition codes</li> </ul> | <ul style="list-style-type: none"> <li>Set PC to Dest if branch taken or to incremented PC if not branch</li> </ul> |

- 20 -

CS:APP3e

## Stage Computation: Jumps


jXX Dest		
Fetch	icode:ifun $\leftarrow M_1[PC]$ valC $\leftarrow M_8[PC+1]$ valP $\leftarrow PC+9$	Read instruction byte Read destination address Fall through address
Decode		
Execute	Cnd $\leftarrow \text{Cond}(CC,ifun)$	Take branch?
Memory		
Write back		
PC update	PC $\leftarrow \text{Cnd} ? \text{valC} : \text{valP}$	Update PC

- Compute both addresses
- Choose based on setting of condition codes and branch condition

- 21 -

CS:APP3e

## Executing call



### Fetch

- Read 9 bytes
- Increment PC by 9

### Decode

- Read stack pointer

### Execute

- Decrement stack pointer by 8

### Memory

- Write incremented PC to new value of stack pointer

### Write back

- Update stack pointer

### PC Update

- Set PC to Dest

- 22 -

CS:APP3e

## Stage Computation: call

call Dest		
Fetch	icode:ifun $\leftarrow M_1[PC]$ valC $\leftarrow M_6[PC+1]$ valP $\leftarrow PC+9$	Read instruction byte Read destination address Compute return point
Decode	valB $\leftarrow R[\%rsp]$	Read stack pointer
Execute	valE $\leftarrow valB + -8$	Decrement stack pointer
Memory	$M_8[valE] \leftarrow valP$	Write return value on stack
Write back	$R[\%rsp] \leftarrow valE$	Update stack pointer
PC update	$PC \leftarrow valC$	Set PC to destination

- Use ALU to decrement stack pointer
- Store incremented PC

- 23 -

CS:APP3e

## Executing ret



### Fetch

- Read 1 byte

### Decode

- Read stack pointer

### Execute

- Increment stack pointer by 8

### Memory

- Read return address from old stack pointer

### Write back

- Update stack pointer

### PC Update

- Set PC to return address

- 24 -

CS:APP3e

## Stage Computation: ret

ret		
Fetch	icode:ifun $\leftarrow M_1[PC]$	Read instruction byte
Decode	valA $\leftarrow R[\%rsp]$ valB $\leftarrow R[\%rsp]$	Read operand stack pointer Read operand stack pointer
Execute	valE $\leftarrow valB + 8$	Increment stack pointer
Memory	valM $\leftarrow M_8[valA]$	Read return address
Write back	$R[\%rsp] \leftarrow valE$	Update stack pointer
PC update	$PC \leftarrow valM$	Set PC to return address

- Use ALU to increment stack pointer
- Read return address from memory

- 25 -

CS:APP3e

## Computation Steps

		OPq rA, rB	
Fetch	icode,ifun rA,rB valC valP	icode:ifun $\leftarrow M_1[PC]$ rA:rB $\leftarrow M_1[PC+1]$ valP $\leftarrow PC+2$	Read instruction byte Read register byte [Read constant word] Compute next PC
Decode	valA, srcA valB, srcB	valA $\leftarrow R[rA]$ valB $\leftarrow R[rB]$	Read operand A Read operand B
Execute	valE Cond code	valE $\leftarrow valB$ OP valA Set CC	Perform ALU operation Set/use cond. code reg
Memory	valM		[Memory read/write]
Write back	dstE dstM	$R[rB] \leftarrow valE$	Write back ALU result [Write back memory result]
PC update	PC	$PC \leftarrow valP$	Update PC

- All instructions follow same general pattern
- Differ in what gets computed on each step

- 26 -

CS:APP3e

## Computation Steps

		call Dest	
Fetch	icode,ifun rA,rB valC valP	icode:ifun $\leftarrow M_1[PC]$ valC $\leftarrow M_6[PC+1]$ valP $\leftarrow PC+9$	Read instruction byte [Read register byte] Read constant word Compute next PC
Decode	valA, srcA valB, srcB	valB $\leftarrow R[\%rsp]$	[Read operand A] Read operand B
Execute	valE Cond code	valE $\leftarrow valB + -8$	Perform ALU operation [Set /use cond. code reg]
Memory	valM	$M_8[valE] \leftarrow valP$	Memory read/write
Write back	dstE dstM	$R[\%rsp] \leftarrow valE$	Write back ALU result [Write back memory result]
PC update	PC	$PC \leftarrow valC$	Update PC

- All instructions follow same general pattern
- Differ in what gets computed on each step

- 27 -

CS:APP3e

# Computed Values

## Fetch

- icode Instruction code
- ifun Instruction function
- rA Instr. Register A
- rB Instr. Register B
- valC Instruction constant
- valP Incremented PC

## Execute

- valE ALU result
- Cnd Branch/move flag

## Memory

- valM Value from memory


## Decode

- srcA Register ID A
- srcB Register ID B
- dstE Destination Register E
- dstM Destination Register M
- valA Register value A
- valB Register value B


# SEQ Hardware

## Key

- Blue boxes: predefined hardware blocks
  - E.g., memories, ALU
- Gray boxes: control logic
  - Describe in HCL
- White ovals: labels for signals
- Thick lines: 64-bit word values
- Thin lines: 4-8 bit values
- Dotted lines: 1-bit values




# Fetch Logic



## Predefined Blocks

- PC: Register containing PC
- Instruction memory: Read 10 bytes (PC to PC+9)
  - Signal invalid address
- Split: Divide instruction byte into icode and ifun
- Align: Get fields for rA, rB, and valC

# Fetch Logic




## Control Logic

- Instr. Valid: Is this instruction valid?
- icode, ifun: Generate no-op if invalid address
- Need regs: Does this instruction have a register byte?
- Need valC: Does this instruction have a constant word?


# Fetch Control Logic in HCL

```
# Determine instruction code
int icode = [
    imem_error: INOP;
    1: imem_icode;
];

# Determine instruction function
int ifun = [
    imem_error: FNONE;
    1: imem_ifun;
];
```



# Fetch Control Logic in HCL



```
bool need_regs =
    icode in { IRRMOVQ, IOPOQ, IPUSHQ, IPOPOQ,
              IIRMOVQ, IRMMOVQ, INRMVQQ };
```

```
bool instr_valid = icode in
    { INOP, IHALT, IRRMOVQ, IIRMOVQ, IRMMOVQ, INRMVQQ,
      IOPOQ, IUJXX, ICALL, IRET, IPUSHQ, IPOPOQ };
```

# Decode Logic

## Register File


- Read ports A, B
- Write ports E, M
- Addresses are register IDs or 15 (0xF) (no access)

## Control Logic

- srcA, srcB: read port addresses
- dstE, dstM: write port addresses

## Signals

- Cnd: Indicate whether or not to perform conditional move
- Computed in Execute stage



# A Source

Decode	OPq rA, rB	Read operand A
Decode	valA ← R[rA]	Read operand A
Decode	cmovXX rA, rB	Read operand A
Decode	valA ← R[rA]	Read operand A
Decode	rmmovq rA, D(rB)	Read operand A
Decode	valA ← R[rA]	Read operand A
Decode	popq rA	Read stack pointer
Decode	valA ← R[%rsp]	Read stack pointer
Decode	jXX Dest	No operand
Decode		No operand
Decode	call Dest	No operand
Decode		No operand
Decode	ret	Read stack pointer
Decode	valA ← R[%rsp]	Read stack pointer

```
int srcA = [
    icode in { IRRMOVQ, IRMMOVQ, IOPOQ, IPUSHQ } : rA;
    icode in { IPOPOQ, IRET } : RRSP;
    1 : RNONE; # Don't need register
];
```

# E Destination


Write-back	OPq rA, rB	Write back result
Write-back	R[rB] ← valE	Write back result
Write-back	cmovXX rA, rB	Conditionally write back result
Write-back	R[rB] ← valE	Conditionally write back result
Write-back	rmmovq rA, D(rB)	None
Write-back	popq rA	None
Write-back	R[%rsp] ← valE	Update stack pointer
Write-back	jXX Dest	None
Write-back		None
Write-back	call Dest	Update stack pointer
Write-back	R[%rsp] ← valE	Update stack pointer
Write-back	ret	Update stack pointer
Write-back	R[%rsp] ← valE	Update stack pointer

```
int dstE = [
    icode in { IRRMOVQ } && Cnd : rB;
    icode in { IIRMOVQ, IOPOQ } : rB;
    icode in { IPUSHQ, IPOPOQ, ICALL, IRET } : RRSP;
    1 : RNONE; # Don't write any register
];
```

# Execute Logic

## Units

- ALU
  - Implements 4 required functions
  - Generates condition code values
- CC
  - Register with 3 condition code bits
- cond
  - Computes conditional jump/move flag



## Control Logic

- Set CC: Should condition code register be loaded?
- ALU A: Input A to ALU
- ALU B: Input B to ALU
- ALU fun: What function should ALU compute?

# ALU A Input

Execute	OPq rA, rB	Perform ALU operation
Execute	valE ← valB OP valA	Perform ALU operation
Execute	cmovXX rA, rB	Pass valA through ALU
Execute	valE ← 0 + valA	Pass valA through ALU
Execute	rmmovq rA, D(rB)	Compute effective address
Execute	valE ← valB + valC	Compute effective address
Execute	popq rA	Increment stack pointer
Execute	valE ← valB + 8	Increment stack pointer
Execute	jXX Dest	No operation
Execute		No operation
Execute	call Dest	Decrement stack pointer
Execute	valE ← valB + -8	Decrement stack pointer
Execute	ret	Decrement stack pointer
Execute	valE ← valB + 8	Increment stack pointer

```
int aluA = [
    icode in { IRRMOVQ, IOPOQ } : valA;
    icode in { IIRMOVQ, IRMMOVQ, IMRMOVQ } : valC;
    icode in { ICALL, IPUSHQ } : -8;
    icode in { IRET, IPOPOQ } : 8;
    # Other instructions don't need ALU
];
```

# ALU Operation

Execute	OPI rA, rB	Perform ALU operation
Execute	valE ← valB OP valA	Perform ALU operation
Execute	cmovXX rA, rB	Pass valA through ALU
Execute	valE ← 0 + valA	Pass valA through ALU
Execute	rmmovl rA, D(rB)	Compute effective address
Execute	valE ← valB + valC	Compute effective address
Execute	popq rA	Increment stack pointer
Execute	valE ← valB + 8	Increment stack pointer
Execute	jXX Dest	No operation
Execute		No operation
Execute	call Dest	Decrement stack pointer
Execute	valE ← valB + -8	Decrement stack pointer
Execute	ret	Decrement stack pointer
Execute	valE ← valB + 8	Increment stack pointer

```
int alufun = [
    icode == IOPOQ : ifun;
    1 : ALUADD;
];
```


## Memory Logic

### Memory

- Reads or writes memory word

### Control Logic

- stat: What is instruction status?
- Mem. read: should word be read?
- Mem. write: should word be written?
- Mem. addr.: Select address
- Mem. data.: Select data




- 41 -

CS:APP3e

## Instruction Status

### Control Logic

- stat: What is instruction status?



```
## Determine instruction status
int Stat = [
    imem_error || dmem_error : SADR;
    !instr_valid : SINS;
    icode == IHALT : SHLT;
    1 : SAOK;
];
```

- 42 -

CS:APP3e

## Memory Address

Memory	OPq rA, rB	No operation
Memory	xmmovq rA, D(rB)	Write value to memory
Memory	$M_8[valE] \leftarrow valA$	
Memory	popq rA	Read from stack
Memory	$valM \leftarrow M_8[valA]$	
Memory	jXX Dest	No operation
Memory	call Dest	Write return value on stack
Memory	$M_8[valE] \leftarrow valP$	
Memory	ret	Read return address
Memory	$valM \leftarrow M_8[valA]$	

```
int mem_addr = [
    icode in { IRMMOVQ, IPUSHQ, ICALL, IMRMOVQ } : valE;
    icode in { IPOPO, IRET } : valA;
    # Other instructions don't need address
];
```

- 43 -

CS:APP3e

## Memory Read

Memory	OPq rA, rB	No operation
Memory	xmmovq rA, D(rB)	Write value to memory
Memory	$M_8[valE] \leftarrow valA$	
Memory	popq rA	Read from stack
Memory	$valM \leftarrow M_8[valA]$	
Memory	jXX Dest	No operation
Memory	call Dest	Write return value on stack
Memory	$M_8[valE] \leftarrow valP$	
Memory	ret	Read return address
Memory	$valM \leftarrow M_8[valA]$	

```
bool mem_read = icode in { IMRMOVQ, IPOPO, IRET };
```


- 44 -

CS:APP3e

## PC Update Logic

### New PC

- Select next value of PC



- 45 -

CS:APP3e

## PC Update


PC update	OPq rA, rB	Update PC
PC update	$PC \leftarrow valP$	Update PC
PC update	xmmovq rA, D(rB)	Update PC
PC update	$PC \leftarrow valP$	Update PC
PC update	popq rA	Update PC
PC update	$PC \leftarrow valP$	Update PC
PC update	jXX Dest	Update PC
PC update	$PC \leftarrow Cnd ? valC : valP$	Update PC
PC update	call Dest	Set PC to destination
PC update	$PC \leftarrow valC$	
PC update	ret	Set PC to return address
PC update	$PC \leftarrow valM$	

```
int new_pc = [
    icode == ICALL : valC;
    icode == IJXX && Cnd : valC;
    icode == IRET : valM;
    1 : valP;
];
```

- 46 -

CS:APP3e

## SEQ Operation



### State

- PC register
  - Cond. Code register
  - Data memory
  - Register file
- All updated as clock rises



### Combinational Logic

- ALU
- Control logic
- Memory reads
  - Instruction memory
  - Register file
  - Data memory

- 47 -

CS:APP3e

## SEQ Operation #2





- state set according to second irmovq instruction
- combinational logic starting to react to state changes

- 48 -

CS:APP3e

## SEQ Operation #3





- state set according to second irmovq instruction
- combinational logic generates results for addq instruction

- 49 -

CS:APP3e

## SEQ Operation #4





- state set according to addq instruction
- combinational logic starting to react to state changes

- 50 -

CS:APP3e

## SEQ Operation #5



- state set according to addq instruction
- combinational logic generates results for je instruction

- 51 -

CS:APP3e

## SEQ Summary

### Implementation

- Express every instruction as series of simple steps
- Follow same general flow for each instruction type
- Assemble registers, memories, predesigned combinational blocks
- Connect with control logic

### Limitations

- Too slow to be practical
- In one cycle, must propagate through instruction memory, register file, ALU, and data memory
- Would need to run clock very slowly
- Hardware units only active for fraction of clock cycle

- 52 -

CS:APP3e