

Computer Architecture: Logic Design

CSci 2021: Machine Architecture and Organization
March 20th-23rd, 2018

Your instructor: Stephen McCamant

Based on slides originally by:
Randy Bryant and Dave O'Hallaron

1

Overview of Logic Design

Fundamental Hardware Requirements


- Communication
 - How to get values from one place to another
- Computation
- Storage

Bits are Our Friends

- Everything expressed in terms of values 0 and 1
- Communication
 - Low or high voltage on wire
- Computation
 - Compute Boolean functions
- Storage
 - Store bits of information

2


Digital Signals




- Use voltage thresholds to extract discrete values from continuous signal
- Simplest version: 1-bit signal
 - Either high range (1) or low range (0)
 - With guard range between them
- Not strongly affected by noise or low quality circuit elements
 - Can make circuits simple, small, and fast

3

Computing with Logic Gates




- Outputs are Boolean functions of inputs
- Respond continuously to changes in inputs
 - With some, small delay



4

Combinational Circuits




Acyclic Network of Logic Gates

- Continuously responds to changes on primary inputs
- Primary outputs become (after some delay) Boolean functions of primary inputs

5

Bit Equality




- Generate 1 if a and b are equal

Hardware Control Language (HCL)

- Very simple hardware description language
 - Boolean operations have syntax similar to C logical operations
- We'll use it to describe control logic for processors


6

Word Equality



7

Bit-Level Multiplexor




- Control signal s
- Data signals a and b
- Output a when s=1, b when s=0

8


Exercise Break: 4-input Mux

- Suppose we want to choose between 4 signals, D0, D1, D2, and D3, using two selector bits S0 and S1
- Can you build this out of 2-input muxes?



9

Word Multiplexor



- Select input word A or B depending on control signal s
- HCL representation
- Case expression
- Series of test : value pairs
- Output value for first successful test

10

HCL Word-Level Examples

Minimum of 3 Words

```
int Min3 = [
    A < B && A < C : A;
    B < A && B < C : B;
    1 : C;
];
```

- Find minimum of three input words
- HCL case expression
- Final case guarantees match


4-Way Multiplexor

```
int Out4 = [
    !s1 && !s0 : D0;
    !s1 : D1;
    !s0 : D2;
    1 : D3;
];
```

- Select one of 4 inputs based on two control bits
- HCL case expression
- Simplify tests by assuming sequential matching

11

Arithmetic Logic Unit






- Combinational logic
 - Continuously responding to inputs
- Control signal selects function computed
 - Corresponding to 4 arithmetic/logical operations in Y86-64
- Also computes values for condition codes

12

Storing 1 Bit

Bistable Element






- 13 -

CS:APP3e

13

Storing 1 Bit (cont.)

Bistable Element





- 14 -

CS:APP3e

14

Physical Analogy




- 15 -

CS:APP3e


15

Registers

Structure



Clock



- Stores word of data
 - Different from *program registers* seen in assembly code
- Collection of edge-triggered latches
- Loads input on rising edge of clock

- 20 -

CS:APP3e

20

Register Operation




- Stores data bits
- For most of time acts as barrier between input and output
- As clock rises, loads input

- 21 -


CS:APP3e

21

State Machine Example



- Accumulator circuit
- Load or accumulate on each cycle




- 22 -

CS:APP3e

22

Random-Access Memory




- Stores multiple words of memory
 - Address input specifies which word to read or write
- Register file
 - Holds values of program registers
 - `%rax, %rsp, etc.`
 - Register identifier serves as address
 - » ID 15 (0xF) implies no read or write performed
- Multiple Ports
 - Can read and/or write multiple words in one cycle
 - » Each has separate address and data input/output

- 23 -

CS:APP3e

23

Register File Timing




Reading

- Like combinational logic
- Output data generated based on input address
 - After some delay

Writing

- Like register
- Update only as clock rises



- 24 -

CS:APP3e

24

Hardware Control Language

- Very simple hardware description language
- Can only express limited aspects of hardware operation
 - Parts we want to explore and modify

Data Types

- `bool`: Boolean
 - `a, b, c, ...`
- `int`: words
 - `A, B, C, ...`
 - Does not specify word size—bytes, 64-bit words, ...

Statements

- `bool a = bool-expr ;`
- `int A = int-expr ;`

- 25 -

CS:APP3e

25

HCL Operations

- Classify by type of value returned

Boolean Expressions

- Logic Operations
 - `a && b, a || b, !a`
- Word Comparisons
 - `A == B, A != B, A < B, A <= B, A >= B, A > B`
- Set Membership
 - `A in { B, C, D }`
 - » Same as `A == B || A == C || A == D`

Word Expressions

- Case expressions
 - `[a : A; b : B; c : C]`
 - Evaluate test expressions `a, b, c, ...` in sequence
 - Return word expression `A, B, C, ...` for first successful test

- 26 -

CS:APP3e

26

Summary

Computation

- Performed by combinational logic
- Computes Boolean functions
- Continuously reacts to input changes

Storage

- Registers
 - Hold single words
 - Loaded as clock rises
- Random-access memories
 - Hold multiple words
 - Possible multiple read or write ports
 - Read word when address input changes
 - Write word as clock rises

- 27 -

CS:APP3e

27